
LTR	$\overline{}$																			
					DI	ESCR:	IPTIC	N					DAT	E(YR-	MO-DA)		APPR	OVED.	
Α	06, a	and 07	. Add	margin	, 18324, 1FN41, and 66579. Add device types 04, 05, nargin test method C. Update vendor's PIN. Change 67268. Editorial changes throughout.						87-1	2-17		M. A	. Frye					
В	Adde Rem back Edito eithe	ed time noved v c end m orial ch er_ LM/	e tempo vendor nargin nanges /883 fo	erature CAGE test me throug or appre	with vendors CAGE 1FN41 and CAGE 66579. ature regression equation for unbiased bake. CAGE 66302. Made technical changes to table I, 4.2 ast method step 3, 4.3.1 step C, table II, and table III. arroughout. Added vendor's PIN from XMB/883 to appropriate device types. Deleted the top CE 6. This was incorrect for this device.					90-1	2-05		M. A	. Frye						
С	device types 04xx method test response to the control of the contr	ce type s 01 th c and 0 nod E f method eforms	es 01 the rough 15xx. Afor vender Charles Char	CAGE 34335 to the drawing as a source of supply for 1 through 07. Add vendor CAGE number 66579 to device 19th 04, also add vendor CAGE number 01295 to device 19th 04, also add vendor CAGE number 01295 to device 19th 04, also add vendor CAGE number 01295 to device 19th 04, also add vendor CAGE number 34335. Change to figure 3, margin 19th 19th 19th 19th 19th 19th 19th 19th						90-0	01-30		M. A. Frye							
D	Chai	nges ir	ı accoi	rdance	with N	OR 59	962-R ²	130-92	2.					92-0	1-30		M. A	. Frye		
Е					U. Add device types 09 and 10. Remove vendor 93-10-15 ing. Editorial changes throughout.						M. A	. Frye								
CURRENT C	CAGE (CODE	6726	8																
REV	E	E	E	E	E															
SHEET	14	15	16	17	18															
REV STAT	-				REV E E E E E									ì			\vdash			
	דכ			RE	V		E	E	E	E	E	E	E	E	E	E	E	E	E	
OF SHEET	rs 				V EET		E 1	E 2	E 3	E 4	E	E 6	E 7	E 8	E 9	E 10	E 11	E 12	E 13	
OF SHEET	-/A			SH			1	2		4	5	6 E EI	7	8 RONI	9 :CS :	10 SUPP	11 LY (12 CENT	13	
PMIC N STANI		RY		SH PREP Jame	EET ARED E	Jam	1 nison	2		4 DEF	⁵	6 E EI I	7 LECTI	8 RONI	9 CCS 1	SUPP O 4	11 LY (12 CENT 4	13 ER	
PMIC N STANI MII DR	/A DARDI LITAR	RY G G IS E		SH PREP Jame CHEC Cha:	EET ARED E es E.	Jam Reus	1 nison	2		DEF	5 FENS	6 E EI	JIT,	RONION, MEI	9 CCS (OHI	SUPP O 4	11 PLY (1544	CENT 4	13 ER)s,
PMIC N STANI MII DR THIS 1 AVA FOR U	DARDI LITAR RAWIN DRAWIN CAILABLI JSE BY ARTMEN NCIES (RY G IS E ALL TS OF TH	Œ	SH PREP Jame CHEC Cha:	EET ARED E es E. KED BY rles	Tam Reus A. F	1 nison sing	2		DEF	FENS CROC 2,14	E EI CIRCU	JIT,	8 RONI ON, MEI V EI LICC	9 OHI	SUPP O 4	11 PLY (1544	CENT 4	13 ER	
PMIC N STANI MII DR THIS 1 AV FOR U DEPA AND AGE	DARDI LITAR RAWINO DRAWINO AILABLI JSE BY ARTMEN' NCIES O NT OF	RY G IS E ALL TS OF TH	Œ	SH PREP Jame CHEC Cha: APPR Micl	EET ARED F es E. KED BY rles OVED F hael	Reus A. F	1 nison sing Trye	2		MIC 262 MON	FENS CROC 2,14 NOLI	E EI I CIRCU	JIT,	8 RONI ON, MEI V EI LICC	9 OHI	SUPPO 4	11 PLY (1544	CENT 4	13 ER)s

DESC FORM 193-1 JUL 91

1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit</u>	Access time
01	(see 6.6)	32K x 8-bit UV EPROM	200 ns
02	(see 6.6)	32K x 8-bit UV EPROM	250 ns
03	(see 6.6)	32K x 8-bit UV EPROM	300 ns
04	(see 6.6)	32K x 8-bit UV EPROM	170 ns
05	(see 6.6)	32K x 8-bit UV EPROM	150 ns
06	(see 6.6)	32K x 8-bit UV EPROM	120 ns
07	(see 6.6)	32K x 8-bit UV EPROM	90 ns
08	(see 6.6)	32K x 8-bit UV EPROM	70 ns
09	(see 6.6)	32K x 8-bit UV EPROM	55 ns
10	(see 6.6)	32K x 8-bit UV EPROM	45 ns

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	<u>Package style</u>
x	GDIP1-T28 or CDIP2-T28	28	Dual-in-line <u>1</u> /
Y	CQCC1-N32	32	Dual-in-line $\frac{1}{2}$
Z	See figure 1	32	J-lead chip carrier $1/$
U	CDIP3-T28 or GDIP4-T28	28	Dual-in-line $\underline{1}/$

1.2.3 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein). Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

Case operating temperature (T_C) - - - - - - - - - - - - - - -55°C to +125°C Supply voltage (V_CC)- - - - - - - - - - - - - - - +4.5 V dc to +5.5 V dc

- 1/ Lid shall be transparent to permit ultraviolet light erasure.
- $\overline{2}$ / Must withstand the added P_D due to short circuit test; e.g., I_{OS}.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and bulletin</u>. Unless otherwise specified, the following specification, standards, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REOUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.2 <u>Block diagram</u>. The block diagram shall be as specified on figure 3.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 4.
- 3.2.3.1 <u>Unprogrammed or erased devices</u>. The truth table for unprogrammed devices shall be as specified on figure 4.
- 3.2.3.2 <u>Programmed devices</u>. The requirements for supplying programmed devices are not part of this drawing.
 - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein and figure 1.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical test for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 <u>Processing EPROMS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 3

- 3.6.1 <u>Erasure of EPROMS</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.
- 3.6.2 <u>Programmability of EPROMS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5.
- 3.6.3 <u>Verification of state of EPROMS</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure and shall be removed from the lot.
- 3.7 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.8 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.9 Notification of change. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.10 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-86063
	REVISION LEVEL E	SHEET 4

TABLE I. <u>Electrical performance characteristics</u>.

		Conditions			Li	imits	_
Test	Symbol	-55° C \leq T _C \leq +125°C 4.5 V dc \leq V _{CC} \leq 5.5 V dc unless otherwise specified	Device type	Group A subgroups	Min	Max	Unit
Input load current	ILI	V _{IN} = 0 to 5.5 V	All	1, 2, 3		<u>+</u> 10	μА
Output leakage current	I _{LO} 1/	V _{OUT} = 0 to 5.5 V	All	1, 2, 3		<u>+</u> 10	μА
Operating current TTL inputs	I _{CC1}	$ \overline{CE} = \overline{OE} = V_{IL} $ $ V_{PP} = V_{CC} $ $ 0_{0-7} = 0 \text{ mA} $ $ f = \overline{t_{ACC}} \text{ maximum} $	01-05 06 07 08 09 10	1, 2, 3		50 65 70 90 115 130	mA
Operating current CMOS inputs	I _{CC2}	$ \overline{CE} = \overline{OE} = V_{II} $ $ V_{PP} = V_{CC} $ $ 0_{0-7} = 0 \text{ mA} $ $ f = \overline{t_{ACC}} \text{ maximum} $	01,02, 03 04,05 06 07 08,09 10	1, 2, 3		25 40 55 60 90 100	mA - - -
Standby current TTL inputs	I _{SB1}	$\overline{CE} = V_{IH}$ $V_{CC} = 5.5 \text{ V, f} = \phi$	01-05 06,07, 08,09, 10	1, 2, 3		3 5 45	_ mA
Standby current CMOS inputs	I _{SB2}	$\overline{CE} = V_{IH}$ $V_{CC} = 5.5 \text{ V, f} = \phi$	01-07, 08,09, 10	1, 2, 3		300 45	μA mA
V _{PP} read current	I _{PP}	v _{PP} = v _{CC} = 5.5 v	All	1, 2, 3		200	μА
Input low voltage (TTL) (±10 percent supply)	v _{IL1} <u>2</u> /	v _{PP} = v _{CC}	All	1, 2, 3	-0.1 <u>3</u> /	0.8	v
Input low voltage (CMOS)	V _{IL2} <u>2</u> /	V _{PP} = V _{CC}	All	1, 2, 3	-0.2 <u>3</u> /	0.2	v
Input high voltage (TTL) (±10 percent supply)	V _{IH1} <u>2</u> /	V _{PP} = V _{CC}	All	1, 2, 3	2.0	V _{CC} +1.0 <u>3</u> /	v
Input high voltage (CMOS)	v _{IH2} <u>2</u> /	$v_{PP} = v_{CC}$	All	1, 2, 3	v _{CC} -0.2	v _{CC} +0.2 <u>3</u> /	v
		1					

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 5

TABLE I. <u>Electrical performance characteristics</u> - Continued.

		Conditions			L	imits	_
Test	Symbol	$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ 4.5 V dc $\le V_{CC} \le 5.5$ V dc unless otherwise specified	Device type	Group A subgroups	Min	Max	Unit
Output low voltage	v _{OL}	I_{OL} = 2.1 mA, V_{CC} = 5.5 V	All	1, 2, 3		0.45	v
Output high voltage	v _{OH}	I _{OH} = -400 μA	All	1, 2, 3	2.4		v
Output short circuit current	I _{OS} 3/ 4/		All	1, 2, 3		-100	mA
V _{pp} read voltage	V _{PPR}		All	1, 2, 3	V _{CC} -0.7	v _{CC}	v
Address to output delay	^t ACC	$\overline{CE} = \overline{OE} = V_{IL} \underline{5}/\underline{6}/$	01 02 03 04	9, 10, 11		200 250 300 170	ns
			05 06 07 08 09			150 120 90 70 55 45	- - - -
CE to output delay	t _{CE}	OE = V _{IL} <u>5</u> / <u>6</u> /	01	9, 10, 11		200	ns
			03 04 05 06 07			300 170 150 120 90	- - - - -
<u> </u>		_	10			55 45	_
OE to output delay	t _{OE}	<u>CE</u> = V _{IL} <u>5</u> / <u>6</u> /	01 02 03 04,05 06,08 07 09	9, 10, 11		75 100 150 70 35 30 25	ns ns
OE high to output	t _{DF} 3/	${\text{CE}} = \text{V}_{\text{IL}} \underline{5}/\underline{6}/$	01 02	9, 10, 11	0	55 60	ns
			03 04,05 06,08 07			105 50 35 30	- - -

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 6

	T.	ABLE I. <u>Electrical performance char</u>	acterist	<u>ics</u> - Cont	inued.		
Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$ 4.5 V dc \leq V _{CC} \leq 5.5 V dc unless otherwise specified	Device type	Group A subgroups	Limits	Max	Unit
Output hold <u>fr</u> om <u>ad</u> dresses CE or OE (whichever occurred first)	t _{OH}	$\overline{CE} = \overline{OE} = V_{IL} \underline{5}/\underline{6}/$	All	9, 10, 11	0		ns
Input capacitance	C _{IN} 7/	V _{IN} = 0 V f = 1 MHz See 4.3.1c	All	4		12	pF
Output capacitance	C _{OUT} 7/	V _{OUT} = 0 V f = 1 MHz See 4.3.1c	All	4		14	pF
Functional tests		500 4 3 10	All	7,8A,8B			

- Connect all address inputs and $\overline{ ext{OE}}$ to $ext{V}_{ ext{IH}}$ and measure $ext{I}_{ ext{LO}}$ with the output under test connected to ${
 m V}_{
 m OUT}$. Tests for all input and control pins.
- Guaranteed if not tested.
- $V_{\rm pp}$ may be one diode drop below $V_{\rm CC}$. It may be connected directly to $V_{\rm CC}$. Also, $V_{\rm CC}$ must be applied simultaneously or before $V_{\rm pp}$ and be removed simultaneously or after $V_{\rm pp}$.
- See figures 5 and 6.
- $\underline{6}$ / Equivalent ac test conditions (actual load conditions vary by tester):

See 4.3.1e

Output load: 1 TTL gate and C_L = 100 pF.

Input rise and fall times ≤ 20 ns.
Input pulse levels: 0.45 V and 2.4 V.


Timing measurement reference levels:

Inputs = 0.8 V and 2.0 V. Outputs = 0.8 V and 2.0 V.

 $\underline{7}$ / All pins not being tested are to be grounded.

- 4. OUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 7




Device types	01	-10
Case outlines	х, т	Y, Z
Terminal number	Term sym	
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	V _{PP} A ₁₂ A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀ O ₀ O ₁ O ₂ GND O ₃ O ₄ O ₅ O ₆	NC V _{PP} A ₁₂ A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀ NC O ₀ O ₁ O ₂ GND NC O ₃
19 20 21 22	O ₇ CE A ₁₀ OE	0 ₄ 0 ₅ 0 ₆ 0 ₇
23 24	A ₁₁ A ₉	CE A ₁₀
25 26 27 28 29 30 31	A ₈ A ₁₃ A ₁₄ VCC	OE NC A ₁₁ A ₉ A ₈ A ₁₃ A ₁₄ VCC

NC = no connection

FIGURE 2. Terminal connections.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 9



Mode	CE	OE	V _{PP} <u>2</u> /	Outputs
Read	V _{IL}	$v_{\mathtt{IL}}$	v _{CC}	D _{OUT}
Output disable	v _{IL}	$v_{\mathtt{IH}}$	v _{CC}	High Z
Standby	VIH	X <u>1</u> /	v _{CC}	High Z
Program	V _{IL}	V _{IH}	V _{PP}	D _{IN}
Program verify	v _{IH}	$v_{ ext{IL}}$	V _{PP}	D _{OUT}
Program inhibit	$v_{\mathtt{IH}}$	V _{IH}	v_{pp}	High Z

 $[\]underline{1}/$ X can be either $V_{\mbox{\scriptsize IL}}$ or $V_{\mbox{\scriptsize IH}}.$

FIGURE 4. Truth table.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		E	11

 $[\]underline{2}$ / For $V_{\mathtt{PP}}$ see 4.5.




FIGURE 5. Output load circuit.


STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 12

AC TESTING INPUT, OUTPUT WAVEFORM



AC TESTING: INPUTS ARE DRIVEN AT 2.4 V FOR A LOGIC "1" AND 0.45 FOR A LOGIC "0". TIMING MEASUREMENTS ARE MADE AT 2.0 V FOR A LOGIC "1" AND 0.8 V FOR A LOGIC "0".

AC WAVEFORMS



NOTES:

- 1. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.
- 2. $\overline{\text{OE}}$ may be delayed up to t_{ACC} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{ACC} .

FIGURE 6. Switching waveforms.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 13

Margin test method A:

- (1) Program at +25°C with a greater than 95 percent pattern (example, diagonal "1's") (see 3.6.2).
- (2) Unbiased bake for 8 hours at +200°C or 24 hours at +170°C or 72 hours at +150°C.
- (3) Test at +95°C (see 3.6.3), including a margin test at V_m = +6 V and loose timing (i.e., t_{ACC} = 1 μs).
- (4) Erase (see 3.6.1).
- (5) Program at +25°C with a 50 percent pattern (example, checkerboard bar) (see 3.6.2). (Programmed with checkerboard at wafer sort).
- (6) Test at +125°C (see 3.6.3).
- (7) Burn-in (see 4.2a).
- (8) Test at $+125^{\circ}$ C (see 3.6.3).
- (9) Test at -55°C (see 3.6.3).
- (10) Erase (see 3.6.1). Devices may be submitted for groups A, B, C, and D testing at this point.
- (11) Verify erasure at +25°C (see 3.6.3).

Margin test method B: * Steps 1 through 3 may be performed at wafer level. The maximum unbiased bake temperature should not exceed +200°C for packaged devices or +300°C for unassembled devices.

- *(1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.6.2). The remaining cells shall provide a worst case speed pattern.
- *(2) Bake,unbiased, for 72 hours at +140°C. or 72 hours at +225°C (unassembled devices only).
- *(3) Perform a margin test using V_m = +5.8 V at +25°C using loose timing (i.e., $t_{\rm ACC}$ = 1 $\mu s).$
- (4) Perform dynamic burn-in (see 4.2a).
- (5) Margin at $V_m = 5.8 \text{ V at } +25^{\circ}\text{C}$.
- (6) Perform electrical tests (see 4.2).
- (7) Erase (see 3.6.1). Devices may be submitted for groups A, B, C, and D testing at this point.
- (8) Verify erasure (see 3.6.3).

Margin test method C:

Wafer margin test method:

- (1) Program at $+25^{\circ}$ C with a greater than 95 percent pattern (example, all "0's").
- (2) Measure $V_{\mbox{\footnotesize CC}}$ maximum and store in die signature row.
- (3) Unbiased bake for 2 hours at +250°C.
- (4) Test at +25°C. Measure $V_{\rm CC}$ maximum and compare to $V_{\rm CC}$ maximum stored in die. Any die with a delta greater than 0.66 V constitutes a failure and is removed from the lot.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		E	14

Back end margin test method:

- (1) Program at $+25^{\circ}$ C with a greater than 95 percent pattern (example, all "0's") (see 3.6.2).
- (2a) Test at $+25^{\circ}$ C. (8.0 V > V_{CC} maximum range > 6.0 V). Measure and record V_{CC} maximum in signature row. Unbiased bake for 32 hours at $+200^{\circ}$ C or:
- (2b) Test at +25°C. (8.0 V > $V_{\rm CC}$ maximum range > 6.2 V). Measure and record $V_{\rm CC}$ maximum in signature row. Unbiased bake for 48 hours at +165°C.
- (3) The storage time may be modified by using other temperatures in accordance with the Arrehenius relationship:

$$A_{F} = e$$
 $\begin{bmatrix} E_{A} \\ -\frac{E_{A}}{K} \\ T_{1} \\ T_{2} \end{bmatrix}$

 A_F = acceleration factor (unitless quantity) = t_1/t_2 .

T = temperature in Kelvin (i.e., °C + 273 = °K).

 t_1 = time (hours) at temperature T_1 .

 t_2^1 = time (hours) at temperature t_2^1 . $K = \text{Boltzmanns constant} = 8.62 \times 10^{-5} \text{ eV/}^{\circ} \text{K}$ using an apparent activation energy

The maximum storage temperature shall not exceed +200°C for packaged devices or +300°C for unassembled devices.

- (4) Test at +25°C (see wafer margin, step 4 above).
- (5) Erase (see 3.6.1).
- (6) Program at +25°C with a 50 percent pattern (example, checkerboard bar) (see 3.6.2).
- (7) Test at $+25^{\circ}$ C (see 3.6.3).
- (8) Burn-in (see 4.2a).
- (9) Test at $+25^{\circ}$ C (see 3.6.3).
- (10) Test at +125°C (see 3.6.3).
- (11) Test at -55°C (see 3.6.3).
- (12) Erase (see 3.6.1). Devices may be submitted for groups A, B, C, and D testing at this point.
- (13) Verify erasure at +25°C (see 3.6.3).

Margin test method D: Steps 1 through 4 are performed at wafer level.

- (1) Program at +25°C 100 percent of the bits.
- (2) Bake, unbiased, for 24 hours at +250°C.
- (3) Perform margin test at $V_m = 5.9 \text{ V}$.
- (4) Erase (see 3.6.1).
- (5) Perform interim electrical tests.
- (6) Program with checkerboard pattern and verify (see 3.6.2).
- (7) Perform dynamic burn-in (see 4.2a).
- (8) One-hundred percent test at $+25^{\circ}$ C (group A, subgroups 1 and 7). $V_{m} = 5.9$ V with loose timing, apply PDA.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		E	15

- (9) Perform remaining final electrical subgroups and group A testing.
- (10) Erase, devices may be submitted for groups B, C, and D at this time.
- (11) Verify erasure (see 3.6.3).

Margin test method E:

- (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.6.2). The remaining cells shall provide a worst case speed pattern.
- (2) Bake, unbiased, for 24 hours at +200°C or equivalent.
- (3) Perform a margin test using Vm = +5.8 V at +25°C using loose timing (i.e., $t_{\rm ACC}$ = 1 μs).
- (4) Erase (see 3.6.1).
- (5) Program at +25°C with a checkerboard pattern (see 3.6.2).
- (6) Program dynamic burn-in (see 4.2a).
- (7) Margin at $Vm = +5.8 \text{ V at } +25^{\circ}\text{C}$.
- (8) Perform electrical test (see 4.2).
- (9) Erase (see 3.6.1) Devices may be submitted for groups A, B, C, and D testing at this point.
- (10) Verify erasure (see 3.6.3).

TABLE II. Electrical test requirements. $\frac{1}{2}$ $\frac{2}{3}$ $\frac{4}{5}$

MIL-STD-883 test requirements	Subgroups (in accordance with method 5005, table
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8, 9
Group A test requirements (method 5005)	1, 2, 3, 4***, 7, 8, 9, 10**, 11**
Groups C and D end-point electrical parameters (method 5005)	2, 8A, 10

- $\underline{1}$ / * indicates PDA applies to subgroups 1 and 7.
- 2/ ** indicates that subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.
- 3/ *** See 4.3.1c.
- $\overline{\underline{4}}/$ Any subgroups at the same temperature may be combined when using a multifunction tester.
- 5/ Subgroups 7 and 8 shall consist of verifying the applicable data pattern, see 4.3.1e.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		E	16

- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} and C_{COUT} measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.
 - d. All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups C and D testing).
 - e. Subgroups 7 and 8 shall include verification of the pattern specified in 4.3.1d.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
 - c. All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified.
- 4.4 <u>Erasing procedure</u>. The recommended erasure procedure for the device is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15 Ws/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μ W/cm² power rating. The device should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose the device can be exposed to without damage is 7258 Ws/cm² (1 week at 12000 μ W/cm²). Exposure of EPROMS to high intensity UV light for long periods may cause permanent damage.
- 4.5 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer.
 - 5. PACKAGING
 - 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for original equipment manufacturer application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).

STANDARDIZED MILITARY DRAWING	SIZE A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 17

6.4 <u>Record of users</u> . Military and industrial user a system application requires configuration control a of users and this list will be used for coordination	and the applicate and distribution	ble SMD. DESC will max on of changes to the dr	intain a record rawings. Users
of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047. 6.5 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone			
(513) 296-5377. 6.6 <u>Approved sources of supply</u> . Approved sources listed in MIL-BUL-103 have agreed to this drawing and been submitted to and accepted by DESC-EC.			
	SIZE		
STANDARDIZED MILITARY DRAWING	A		5962-86063
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL E	SHEET 18
DESC FORM 193A			

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 93-10-15

Approved sources of supply for SMD 5962-86063 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	T	1	 	
military drawing CAGE number PIN	Standardized	Vendor	Vendor	
PIN				
S962-8606301XX			-	
61394 DM27C256-200 01295 SM3Z7C256-20JM 18324 27C256/BXA-20 1FN41 AT27C256R-20DM/883 34335 AM27C256-20JMB 5962-8606301YX 18324 27C256/BUA-20 1FN41 AT27C256R-20LM/883 34649 MR27C256-200/BUA 66579 WS27C256L-20LM/883 34649 MR27C256-200/BUA 66579 WS27C256L-20CMB 5962-8606301ZX 1FN41 AT27C256R-20KM/883 5962-8606301ZX 1FN41 AT27C256R-20KM/883 5962-8606302XX 34649 MD27C256-25/B 61394 DM27C256-25/B 61394 DM27C256-25JM 18324 27C256/BVA-25 1FN41 AT27C256R-25JM/883 34335 AM27C256-25JM/883 34335 AM27C256-25JM/883 34335 AM27C256-25JM/883 34335 AM27C256-25JM/883 34335 AM27C256-25JM/883 34335 AM27C256-25/B 66579 WS27C256L-25DMB 5962-8606302YX 18324 27C256/BVA-25 1FN41 AT27C256R-25DM/883 34335 AM27C256-25/B 34335 AM27C256-30JM 5962-8606303XX 61394 DM27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA	+			
01295 SMJ27C256-20JM 18324 27C256/BXA-20 1FN41 AT27C256R-20DM/883 34335 AM27C256-200/BXA 66579 WS27C256L-20DMB	3302 00003021111			
18324 27C256/BXA-20 1FN41 AT27C256R-20DM/883 34335 AM27C256-200/BXA 66579 WS27C256L-20DMB 5962-8606301YX 18324 27C256/BUA-20 1FN41 AT27C256-200/BXA 66579 MS27C256-200/BXA 34649 MR27C256-200/BUA 66579 WS27C256L-20DMB 5962-8606301ZX 1FN41 AT27C256R-20LM/883 466579 WS27C256L-20CMB 5962-8606301X 66579 WS27C256L-20CMB 5962-8606301X 66579 WS27C256L-20TMB 5962-8606302XX 34649 MD27C256-25/B 61394 DM27C256-25/D 18324 27C256/BXA-25 1FN41 AT27C256R-25DM/883 34335 AM27C256-250/BXA 66579 WS27C256L-25DMB 5962-8606302YX 18324 27C256/BXA-25 1FN41 AT27C256R-25DM/883 34335 AM27C256-25DMB 5962-8606302YX 18324 27C256/BUA-25 61394 LM27C256-25D 1FN41 AT27C256R-25LM/883 34335 AM27C256-250/BXA 66579 WS27C256L-25DMB 5962-8606302XX 1FN41 AT27C256R-25LM/883 34649 MR27C256-250/BUA 66579 WS27C256L-25CMB 5962-8606303XX 61394 DM27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-30JM/883 34335 AM27C256-300/BXA				
1FN41 AT27C256R-20DM/883 34335 AM27C256-200/BXA 66579 WS27C256L-20DMB 5962-8606301YX 18324 27C256/BUA-20 61394 LM27C256-200 1FN41 AT27C256R-20LM/883 34649 MR27C256-200/BWA 66579 WS27C256L-20CMB 5962-8606301XX 1FN41 AT27C256R-20KM/883 5962-8606301XX 34649 MD27C256-25/B 61394 DM27C256-25/B 01295 SMJ27C256L-20TMB 5962-8606302XX 34649 MD27C256-25/B 18324 27C256/BXA-25 1FN41 AT27C256R-25MM/883 34335 AM27C256-250/BXA 66579 WS27C256L-25MB 5962-8606302YX 18324 27C256/BXA-25 1FN41 AT27C256R-25DM/883 34335 AM27C256-250/BXA 66579 WS27C256L-25DMB 5962-8606302YX 18324 27C256/BUA-25 1FN41 AT27C256R-25DM/883 34649 MS27C256-25/B 34335 AM27C256-25/B 34335 AM27C256-30/BXA 5962-8606303XX 61394 DM27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA				
34335 AM27C256-200/BXA 66579 WS27C256L-20DMB 5962-8606301YX 18324 27C256/BUA-20 1FN41 AT27C256-200/BXA 34649 MR27C256-200/BUA 66579 WS27C256L-20CMB 5962-8606301ZX 1FN41 AT27C256R-20LM/883 5962-8606301XX 66579 WS27C256L-20CMB 5962-8606301XX 34649 MD27C256-25/B 61394 DM27C256-25/B 61394 DM27C256-25/B 18324 27C256/BXA-25 1FN41 AT27C256R-25MM/883 34335 AM27C256-25MB 5962-8606302YX 18324 27C256/BXA-25 1FN41 AT27C256-25/B 61394 LM27C256-25/B 18324 27C256/BXA-25 1FN41 AT27C256-25/B 66579 WS27C256L-25MB 5962-8606302YX 18324 27C256/BUA-25 61394 LM27C256-25/B 34335 AM27C256-25/B 3434649 MR27C256-25/B 3434649 MR27C256-25/B 3434649 MR27C256-25/B 34335 AM27C256-25/B 34335 AM27C256-30/BX83 343435 AM27C256-30JM 15N41 AT27C256R-30DM/883 34335 AM27C256-300/BXA				
Section				
18324 27C256/BUA-20			- · · · · · · · · · · · · · · · · · · ·	
61394 LM27C256-200 1FN41 AT27C256F-20LM/883 34649 MR27C256-20/B 34335 AM27C256-20/B 5962-8606301ZX 1FN41 AT27C256R-20KM/883 5962-8606301XX 66579 WS27C256L-20TMB 5962-8606302XX 34649 MD27C256-25/B 61394 DM27C256-25/B 18324 27C256/BXA-25 1FN41 AT27C256R-25DM/883 34335 AM27C256-25DM/883 34335 AM27C256-25DM/883 34335 AM27C256-25DM/883 34335 AM27C256-25DM/883 34335 AM27C256-25DM/883 34335 AM27C256-25DM/883 343435 AM27C256-25DM/883 34649 MS27C256L-25DMB 5962-8606302YX 18324 27C256/BUA-25 61394 LM27C256-25/B 34335 AM27C256-25/B 34335 AM27C256-25/BB	5962-8606301YX			
1FN41 AT27C256R-20LM/883 MR27C256-20/B 34335 AM27C256-20/B 34335 AM27C256-20/B 34335 AM27C256-200/BUA 66579 WS27C256L-20CMB 5962-8606301UX 66579 WS27C256L-20TMB 5962-8606302XX 34649 MD27C256-25/B 61394 DM27C256-25JM 18324 27C256/BXA-25 1FN41 AT27C256R-25JM/883 34335 AM27C256-25JM/883 AM27C256-30JM/883				
34649 MR27C256-20/B 34335 AM27C256-200/BUA 66579 WS27C256L-20CMB 5962-8606301ZX 1FN41 AT27C256R-20KM/883 5962-8606301X 66579 WS27C256L-20TMB 5962-8606302XX 34649 MD27C256-25/B 61394 DM27C256-25JM 18324 27C256/BXA-25 1FN41 AT27C256R-25DM/883 34335 AM27C256-25JMB 5962-8606302YX 18324 27C256/BUA-25 66579 WS27C256L-25DMB 5962-8606302YX 18324 27C256/BUA-25 1FN41 AT27C256R-25LM/883 34649 MS27C256-25/B 34335 AM27C256-25/B 34335 AM27C256-25/BB 5962-8606302ZX 1FN41 AT27C256R-25KM/883 5962-8606303XX 61394 DM27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-30JM/883 34335 AM27C256-30JM/883				
34335 AM27C256-200/BUA WS27C256L-20CMB 5962-8606301XX 1FN41 AT27C256R-20KM/883 5962-8606301XX 66579 WS27C256L-20TMB 5962-8606302XX 34649 MD27C256-25/B 61394 DM27C256-250 01295 SMJ27C256-25JM 18324 27C256/BXA-25 1FN41 AT27C256R-25DM/883 AM27C256-25O/BXA 66579 WS27C256L-25DMB 5962-8606302YX 18324 27C256/BUA-25 61394 LM27C256-25DM AM27C256-25DM AM27C256-25DMB 5962-8606302YX 18324 27C256/BUA-25 61394 LM27C256-25DMB 5962-8606302YX 18324 27C256-25DMB AM27C256-25D/BXA 66579 WS27C256L-25DMB 5962-8606303YX 18324 AM27C256-25D/BUA 66579 WS27C256L-25CMB 5962-8606303XX 61394 DM27C256-30DM SM3 34335 AM27C256-30DM SM3 34335 AM27C256-30DM/883 34335 AM27C256-30DM/883 34335 AM27C256-30D/BXA				
66579 WS27C256L-20CMB				
S962-8606301X			· · · · · ·	
5962-8606301UX 66579 WS27C256L-20TMB 5962-8606302XX 34649 MD27C256-25/B 61394 DM27C256-250 01295 SMJ27C256-25JM 18324 27C256/BXA-25 1FN41 AT27C256R-25DM/883 34335 AM27C256-250/BXA 66579 WS27C256L-25DMB 5962-8606302YX 18324 27C256/BUA-25 1FN41 AT27C256R-25LM/883 34649 MR27C256-250/BXA 4649 MR27C256-25/B 34335 AM27C256-25/B 34335 AM27C256-25/B 34335 AM27C256-25/B 5962-8606302XX 1FN41 AT27C256R-25LM/883 5962-8606303XX 61394 DM27C256-300 01295 SMJ27C256-30DM/883 34335 AM27C256-300/BXA	5962-8606301ZX			
5962-8606302XX 34649 MD27C256-25/B 61394 DM27C256-250 01295 SMJ27C256-25JM 18324 27C256/BXA-25 1FN41 AT27C256R-25DM/883 AM27C256-25JMB 5962-8606302YX 18324 27C256/BUA-25 61394 LM27C256-25JM 883 A4649 MR27C256-25/B 34335 AM27C256-25/B 34335 AM27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-30J/BXA				
61394 DM27C256-250 01295 SM27C256-250M 18324 27C256/BXA-25 1FN41 AT27C256R-25DM/883 34335 AM27C256-25OMB 5962-8606302YX 18324 27C256/BUA-25 61394 LM27C256-250/BXA 34649 MR27C256-250/BXA 4649 MR27C256-25/B 34335 AM27C256-25/B 34335 AM27C256-25/B 34335 AM27C256-25/B 5962-8606302XX 1FN41 AT27C256R-25KM/883 5962-8606303XX 61394 DM27C256-30UM 01295 SMJ27C256-30UM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA	5962-8606301UX	66579	WS27C256L-20TMB	
61394 DM27C256-250 01295 SM127C256-25TM 18324 27C256/BXA-25 1FN41 AT27C256-25DM/883 34335 AM27C256-25DMB 5962-8606302YX 18324 27C256/BUA-25 61394 LM27C256-25D/BX8 34649 MR27C256-25D/BX8 34649 MR27C256-25D/BUA 66579 WS27C256L-25DMB 5962-8606302XX 1FN41 AT27C256R-25LM/883 5962-8606303XX 61394 DM27C256-30DM 01295 SM127C256-30DM 1FN41 AT27C256R-30DM/883 34335 AM27C256-30O/BX8				
01295 SMJ27C256-25JM 18324 27C256/BXA-25 1FN41 AT27C256R-25DM/883 34335 AM27C256-250/BXA 66579 WS27C256L-25DMB 5962-8606302YX 18324 27C256/BUA-25 61394 LM27C256-250 1FN41 AT27C256R-25LM/883 34649 MR27C256-25/B 34335 AM27C256-25/B 34335 AM27C256-25MB 5962-8606302XX 1FN41 AT27C256R-25KM/883 5962-8606303XX 61394 DM27C256-300 01295 SMJ27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA	5962-8606302XX	34649	MD27C256-25/B	
18324 27C256/BXA-25 1FN41 A727C256R-25DM/883 34335 AM27C256-25DMB 5962-8606302YX 18324 27C256/BUA-25 61394 LM27C256-25DM 34335 AM27C256-25JM/883 34649 MR27C256-25JM 34335 AM27C256-25JM 66579 WS27C256L-25CMB 5962-8606302ZX 1FN41 AT27C256R-25LM/883 5962-8606303XX 61394 DM27C256-300 01295 SMJ27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA		61394	DM27C256-250	
1FN41 AT27C256R-25DM/883 34335 AM27C256-250/BXA 66579 WS27C256L-25DMB 5962-8606302YX 18324 27C256/BUA-25 61394 LM27C256-250 1FN41 AT27C256-250 1FN41 AT27C256-25/B 34335 AM27C256-25/B 34335 AM27C256-25/B 5962-8606302ZX 1FN41 AT27C256R-25KM/883 5962-8606303XX 61394 DM27C256-300 01295 SMJ27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA		01295	SMJ27C256-25JM	
34335 AM27C256-250/BXA WS27C256L-25DMB 5962-8606302YX 18324 27C256/BUA-25 61394 LM27C256-250 AM27C256-250 AM27C256-250 AM27C256-250 AM27C256-25/B AM27C256-25/B AM27C256-250/BUA 66579 WS27C256L-25CMB 5962-8606302XX 1FN41 AT27C256R-25KM/883 5962-8606303XX 61394 DM27C256-300 OM295 SMJ27C256-30DM AM27C256-30DM/883 AM27C256-30DM/883 AM27C256-30DM/883 AM27C256-300/BXA		18324	27C256/BXA-25	
Section		1FN41	AT27C256R-25DM/883	
18324 27C256/BUA-25 61394 LM27C256-250 1FN41 AT27C256-25/B 34335 AM27C256-25/B 466579 WS27C256-25/B 5962-8606302ZX 1FN41 AT27C256-25/M883 5962-8606303XX 61394 DM27C256-300 01295 SMJ27C256-30JM 1FN41 AT27C256-300/BX8 34335 AM27C256-300/BX8		34335	AM27C256-250/BXA	
61394 LM27C256-250 1FN41 AT27C256R-25LM/883 34649 MR27C256-25/B 34335 AM27C256-250/BUA 66579 WS27C256L-25CMB 5962-8606302ZX 1FN41 AT27C256R-25KM/883 5962-8606303XX 61394 DM27C256-300 01295 SMJ27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA		66579	WS27C256L-25DMB	
61394 LM27C256-250 1FN41 AT27C256R-25LM/883 34649 MR27C256-25/B 34335 AM27C256-250/BUA 66579 WS27C256L-25CMB 5962-8606302ZX 1FN41 AT27C256R-25KM/883 5962-8606303XX 61394 DM27C256-300 01295 SMJ27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA				
1FN41 AT27C256R-25LM/883 MR27C256-25/B 34335 AM27C256-25/B AM27C256-25/B AM27C256-250/BUA WS27C256L-25CMB 5962-8606302ZX 1FN41 AT27C256R-25KM/883 5962-8606303XX 61394 DM27C256-300 01295 SMJ27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA	5962-8606302YX	18324	27C256/BUA-25	
34649 MR27C256-25/B 34335 AM27C256-250/BUA 66579 WS27C256L-25CMB 5962-8606302ZX 1FN41 AT27C256R-25KM/883 5962-8606303XX 61394 DM27C256-300 01295 SMJ27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA			LM27C256-250	
34335 AM27C256-250/BUA WS27C256L-25CMB 5962-8606302ZX 1FN41 AT27C256R-25KM/883 5962-8606303XX 61394 DM27C256-30JM 01295 SMJ27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA		1FN41	AT27C256R-25LM/883	
66579 WS27C256L-25CMB 5962-8606302ZX 1FN41 AT27C256R-25KM/883 5962-8606303XX 61394 DM27C256-300 01295 SM127C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA		34649		
5962-8606302X 1FN41 AT27C256R-25KM/883 5962-8606303XX 61394 DM27C256-300 01295 SMJ27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA		34335	AM27C256-250/BUA	
5962-8606303XX 61394 DM27C256-300 01295 SMJ27C256-30JM 1FN41 AT27C256r-30DM/883 34335 AM27C256-300/BXA		66579	WS27C256L-25CMB	
5962-8606303XX 61394 DM27C256-300 01295 SMJ27C256-30JM 1FN41 AT27C256r-30DM/883 34335 AM27C256-300/BXA		1		
01295 SMJ27C256-30JM 1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA	5962-8606302ZX	1FN41	AT27C256R-25KM/883	
1FN41 AT27C256R-30DM/883 34335 AM27C256-300/BXA	5962-8606303XX	61394	DM27C256-300	
34335 AM27C256-300/BXA		01295	SMJ27C256-30JM	
		34335	AM27C256-300/BXA	
66579 WS27C256L-30DMB		66579	WS27C256L-30DMB	

See footnote at end of table.

-		
gr 3 3 3	******	****** 4 ***
Standardized	Vendor	Vendor
military drawing	CAGE	similar <u>1</u> /
PIN	number	PIN
5962-8606303YX	61394	LM27C256-300
	1FN41	AT27C256R-30LM/883
	34335	AM27C256-300/BUA
	66579	WS27C256L-30CMB
5962-8606303ZX	1FN41	AT27C256R-30KM/883
5962-8606304XX	1FN41	AT27C256R-17DM/883
	34335	AM27256-170/BXA
	34649	MD27C256-17/B
	66579	WS27C256L-17DMB
	01295	SMJ27C256-17JM
5962-8606304YX	1FN41	AT27C256R-17LM/883
	34335	AM27C256-170/BUA
	34649	MR27C256-17/B
	66579	WS27C256L-17CMB
5962-8606304ZX	1FN41	AT27C256R-17KM/883
5962-8606304UZX	66579	WS27C256L-15TMB
5962-8606305XX	1FN41	AT27C256R-15DM/883
3302-8000303AA	66579	WS27C256L-15DMB
	34335	AM27C256-150/BXA
	34649	
	01295	MD27C256-15/B SMJ27C256-15JM
	01295	SMJ 27C256-15JM
5962-8606305YX	1FN41	AT27C256R-15LM/883
	66579	WS27C256L-15CMB
	34335	AM27C256-150/BUA
	34649	MD27C256-15/B
5962-8606305ZX	1FN41	AT27C256R-15KM/883
5962-8606305UX	66579	WS27C256L-12TMB
5962-8606306XX	1FN41	AT27C256R-12M/883
	66579	WS27C256L-12DMB
	34335	AM27C256-120/BXA
+		

See footnote at end of table.

Standardized	Vendor	Vendor
military drawing	CAGE	similar 1/
PIN	number	PIN
5962-8606306YX	1FN41	AT27C256R-12LM/883
	66579	WS27C256L-12CMB
	34335	AM27C256-120/BUA
5962-8606306ZX	1FN41	AT27C256R-12KM/883
5962-8606307XX	1FN41	AT27C256R-90DM/883
	66579	WS27C256L-90DMB
	34335	AM27C256-90/BXA
5962-8606307YX	1FN41	AT27C256R-90LM/883
	66579	WS27C256F-90CMB
	34335	AM27C256-90/BUA
5962-8606307ZX	1FN41	AT27C256R-90KM/883
5962-8606308XX	66579	WS57C256F-70DMB
	1FN41	AT27C256R-70DM/883
5962-8606308YX	66579	WS57C256F-70CMB
	1FN41	AT27C256R-70LM/883
5962-8606308ZX	1FN41	AT27C256R-70KM/883
5962-8606309XX	66579	WS57C256F-55DMB
5962-8606309YX	66579	WS57C256F-55CMB
5962-8606309UX	66579	WS57C256F-55TMB
5962-8606310XX	66579	WS57C256F-45DMB
5962-8606310YX	66579	WS57C256F-45CMB
5962-8606310UX	66579	WS57C256F-45TMB
i .	- 1	

 $[\]underline{1}/\underline{\text{Caution}}$: Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address	Margin test method
01295	Texas Instruments, Incorporated 13500 North Central Expressway P.O. Box 655303 Dallas, TX 75265 Point of contact: I-20 at FM 1788 Midland TX 79711-0448	С
1FN41	Atmel Corporation 2125 O'Nel Drive San Jose, CA 95131	В
18324	Signetics Corporation 1275 South 800 East Street Orem, UT 84058 Point of contact: 811 East Arques Avenue Sunnyvale, CA 94088-3409	D
34335	Advanced Micro Devices 901 Thompson Place P.O. Box 3453 Sunnyvale, CA 94088	Е
34649	Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051 Point of contact: 5000 West Williams Field Road Chandler, AZ 85224	В
61394	Seeq Technology 47131 Bayside Parkway Fremont, CA 94538	A
66579	Waferscale Integration, Incorporated 47280 Kato Road Fremont, CA 94538	A

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.